Arria V Hard Processor System Technical Reference Manual

ID 683011
Date 12/02/2022
Public
Document Table of Contents

2.2.4.1.2. DDR PHY

The DDR PHY interfaces the single port memory controller to the HPS memory I/O.