Parameterizable Macros for Intel® FPGAs User Guide

ID 772350
Date 4/10/2024

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.2. True Dual-Port RAM Parameterizable Macro (true_dual_port_ram)

In the true dual-port RAM parameterizable macro (true_dual_port_ram), Port A and Port B are available with two address ports (one at Port A and one at Port B) and two data output ports (one at Port A and one at Port B). Both Port A and Port B can perform read and write operations according to the address provided from its address port. The same address is always referenced when read and write operations are happening at the same time at the same port.

Figure 3. True Dual-Port RAM Parameterizable Macro Block Diagram

This section provides the block diagrams, port descriptions, parameter tables, and instantiation templates for this parameterizable macro.