Parameterizable Macros for Intel® FPGAs User Guide

ID 772350
Date 4/10/2024

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.2. Asynchronous FIFO Parameterizable Macro (async_fifo)

In the asynchronous FIFO parameterizable macro (async_fifo), the read and write synchronize to the rdclk and wrclk clocks, respectively.

Figure 5. Asynchronous FIFO Parameterizable Macro Block Diagram

This section provides the block diagrams, port descriptions, parameter tables, and instantiation templates for this parameterizable macro.