Parameterizable Macros for Intel® FPGAs User Guide

ID 772350
Date 4/10/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.1. Simple Dual-Port RAM Parameterizable Macro (simple_dual_port_ram)

In the simple dual-port RAM parameterizable macro (simple_dual_port_ram), Port A and Port B are available with two address ports (one at Port A and one at Port B) and one data output port (only at Port B). Port A is the write port that performs write operation according to the write address. Port B is the read port that performs read operation according to the read address and outputs the data.

Figure 2. Simple Dual-Port RAM Parameterizable Macro Block Diagram


This section provides the block diagrams, port descriptions, parameter tables, and instantiation templates for this parameterizable macro.