Nios® V Embedded Processor Design Handbook

ID 726952
Date 4/04/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3. Nios® V Processor Hardware System Design with Intel® Quartus® Prime Pro Edition and Platform Designer

This chapter provides the following content:
  • The best practice to design a Nios® V processor hardware system with Intel® Quartus® Prime Pro Edition software and Platform Designer.
  • How to configure Nios® V processor settings, generate Nios® V processor system with the Platform Designer, and integrate into Intel® Quartus® Prime Intel FPGA project.

The following diagram illustrates a typical Nios® V processor hardware design.

Figure 8. Nios V Processor System Hardware Design Flow

Did you find the information on this page useful?

Characters remaining:

Feedback Message