Nios® V Embedded Processor Design Handbook

ID 726952
Date 4/04/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.2.3. Constraining the Intel FPGA Design

A proper Intel FPGA system design consists of design constraints to ensure the design meets timing closure and other logic constraint requirements. You must constrain your Intel FPGA design to meet these requirements explicitly using tools provided in the Intel® Quartus® Prime software or third-party EDA providers. The Intel® Quartus® Prime software uses the constraint settings that you provide during the compilation phase to get the optimum placement results.