Nios® V Embedded Processor Design Handbook

ID 726952
Date 4/04/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Hardware Design Flow

The following sections describe a step-by-step method for building a bootable system for a Nios V processor application copied from configuration QSPI flash to RAM using GSFI Bootloader. The following example is built using Intel Arria 10 SoC Development Kit.

IP Component Settings

  1. Create your Nios® V processor project using Intel® Quartus® Prime and Platform Designer.
  2. Add the Generic Serial Flash Interface Intel FPGA IP is into your Platform Designer system.
    Figure 31. Connections for Nios V Processor Project
    Figure 32. Generic Serial Flash Interface Intel FPGA IP Parameter Settings
  3. Change the Device Density (Mb) according to the QSPI flash size.
  4. Change the addressing mode by modifying bit 8 of the Control Register value in the Default Settings parameter section. Changing bit 8 to 0x0 enables 3-byte addressing, or 0x1 enables 4-byte addressing
Note: Refer to Intel Supported Configuration Devices tab > Intel Supported Third Party Configuration Devices in Device Configuration Support Center to check the byte addressing mode supported for each flash device in each Intel FPGA device.

For example, Intel® Arria® 10 devices when used with Micron flash devices support the 4-byte addressing mode.

Reset and Exception Agent Settings for Nios Processor

  1. In the Nios V Processor parameter editor, set the Reset Agent to Bootloader ROM and Exception Agent to Exception RAM.
    Figure 33. Nios V Parameter Editor Settings
  2. Click Generate HDL, the Generation dialog box appears.
  3. Specify output file generation options and then click Generate.

Intel Quartus Prime Software Settings

  1. In the Intel Quartus Prime software, click Assignment > Device > Device and Pin Options > Configuration .
  2. Set Configuration scheme to Active Serial x4 (can use Configuration Device).
  3. Set VID mode of operation according to your board design.
  4. Set the Active serial clock source to 100 MHz Internal Oscillator.
    Figure 34. Device and Pin Options
  5. Click OK to exit the Device and Pin Options window.
  6. Click OK to exit the Device window.
  7. Click Start Compilation to compile your project.

Did you find the information on this page useful?

Characters remaining:

Feedback Message