Nios® V Embedded Processor Design Handbook

ID 726952
Date 4/04/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.1.2. Defining System Component Design

Use the Platform Designer to define the hardware characteristics of the Nios® V processor system and add in the desired components. The following diagram demonstrates a basic Nios® V processor system design with the following components:

  • Nios® V/m processor core
  • On-Chip Memory
  • JTAG UART
  • Interval Timer (optional)3

When a new On-Chip Memory is added to a Platform Designer system, perform Sync System Infos to reflect the added memory components in reset and exception vectors. Alternatively, you can enable Auto Sync in Platform Designer to automatically reflect the latest component changes

Figure 10. Example connection of Nios® V processor with other peripherals in Platform Designer

You must also define operation pins to export as conduit in your Platform Designer system. For example, a proper FPGA system operation pins is defined as below but not limited to:

  • Clock
  • Reset
  • I/O signals
3 You have the option to use the Nios V Internal Timer features to replace the external Interval Timer in Platform Designer.

Did you find the information on this page useful?

Characters remaining:

Feedback Message