Visible to Intel only — GUID: fyy1638426199948
Ixiasoft
1. About this Document
2. Introduction
3. Nios® V Processor Hardware System Design with Intel® Quartus® Prime Pro Edition and Platform Designer
4. Nios® V Processor Software System Design
5. Nios® V Processor Configuration and Booting Solutions
6. Nios® V Processor - Using the MicroC/TCP-IP Stack
7. Nios® V Processor Debugging, Verifying, and Simulating
8. Document Revision History for the Nios® V Embedded Processor Design Handbook
5.1. Introduction
5.2. Linking Applications
5.3. Nios® V Processor Booting Methods
5.4. Introduction to Nios® V Processor Booting Methods
5.5. Nios® V Processor Booting from Configuration QSPI Flash
5.6. Nios V Processor Booting from On-Chip Memory (OCRAM)
5.7. Summary of Nios V Processor Vector Configuration and BSP Settings
7.4.1. Prerequisites
7.4.2. Setting Up and Generating Your Simulation Environment in Platform Designer
7.4.3. Creating Nios V Processor Software
7.4.4. Generating Memory Initialization File
7.4.5. Generating System Simulation Files
7.4.6. Running Simulation in the QuestaSim Simulator Using Command Line
Visible to Intel only — GUID: fyy1638426199948
Ixiasoft
3.3. Designing a Nios® V Processor Memory System
This section describes the best practices for selecting memory devices in a Platform Designer embedded system with a Nios® V processor and achieving optimum performance. Memory device plays a critical role in improving the overall performance of an Intel FPGA embedded system. Embedded systems memory stores the running instructions and constantly manipulates data.
Did you find the information on this page useful?
Feedback Message
Characters remaining: