Nios® V Embedded Processor Design Handbook

ID 726952
Date 4/04/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.3. Designing a Nios® V Processor Memory System

This section describes the best practices for selecting memory devices in a Platform Designer embedded system with a Nios® V processor and achieving optimum performance. Memory device plays a critical role in improving the overall performance of an Intel FPGA embedded system. Embedded systems memory stores the running instructions and constantly manipulates data.

Did you find the information on this page useful?

Characters remaining:

Feedback Message