ALTDQ_DQS2 IP Core User Guide

ID 683742
Date 5/08/2017
Document Table of Contents

ALTDQ_DQS2 IP Core User Guide

Updated for:
Intel® Quartus® Prime Design Suite 17.0

The Altera ALTDQ_DQS2 megafunction IP core controls the double data rate (DDR) I/O elements (IOEs) for the data (DQ) and data strobe (DQS) signals in Arria® V, Cyclone® V, and Stratix® V devices. A DQ group is composed of one DQS, one optional complementary DQS, and up to 36 configurable DQ I/Os.

Did you find the information on this page useful?

Characters remaining:

Feedback Message