AN 669: Drive-On-Chip Design Example for Cyclone V Devices

ID 683466
Date 5/15/2022
Public
Document Table of Contents

10.1. Optimizing Motor Control Designs

  1. In Intel® Quartus® Prime, Assignments > Settings.
  2. In complier settings, change the default Optimization mode from Balanced (Normal flow), to either Performance (High effort – increases run time) or Performance (High effort – increases run time). If the design density is already very high, then use Performance (High effort – increases run time) because Performance (High effort – increases run time) may cause congestion.
  3. In complier settings, click Advanced settings (Fitter)…and change these settings to improve timing.
    • Change Router Effort Multiplier from 2.0 to 4.0
    • Turn on Perform Clocking Topology Analysis During Routing
    • Turn on Eco Optimize Timing
    • Turn on Final Placement Optimization Always Physical Synthesis Register Duplication
    • Turn on Physical Synthesis Asynchronous Signal Pipelining

Did you find the information on this page useful?

Characters remaining:

Feedback Message