Interlaken (2nd Generation) Intel® FPGA IP User Guide

ID 683396
Date 9/26/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.2. External Loopback Mode

The Interlaken IP core operates correctly in an external loopback configuration.

To put the IP core in external loopback mode, connect the TX lanes to the RX lanes of the IP core on the FPGA board. This mode does not require any special programming of the IP core.