25G Ethernet Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683252
Date 6/18/2020
Document Table of Contents

4.4.1. Testbench

Figure 22. Block Diagram of the 25G Ethernet Multi-Channel Design Example Simulation Testbench
Table 12.  Testbench Components
Component Description
Device under test (DUT) The 25G Ethernet Intel® FPGA IP core.
Reconfiguration Sequencer Reconfigures the transceiver channel speed from 10 Gbps to 25 Gbps, and vice versa.
Ethernet Packet Generator and Packet Monitor
  • Packet generator generates frames and transmit to the DUT.
  • Packet Monitor monitors TX and RX datapaths and displays the frames in the simulator console.
ATX PLL Generates a TX serial clock for the Intel® Stratix® 10 10G/25G transceiver which is wrapped in the 25G Ethernet Intel® FPGA IP core.

Did you find the information on this page useful?

Characters remaining:

Feedback Message