25G Ethernet Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683252
Date 6/18/2020
Document Table of Contents

4. 25G Ethernet Multi-Channel Design Example for Intel Stratix 10 Devices

The 25G Ethernet multi-channel design example demonstrates an Ethernet solution for Intel® Stratix® 10 devices using the 25G Ethernet Intel® FPGA IP core.

Generate the design example from the Example Design tab of the 25G Ethernet Intel® FPGA IP parameter editor.

Did you find the information on this page useful?

Characters remaining:

Feedback Message