25G Ethernet Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683252
Date 6/18/2020
Public
Document Table of Contents
Give Feedback

2.4. Simulation

The testbench sends traffic through the IP core, exercising the transmit side and receive side of the IP core.