3. 25G Ethernet Single-Channel Design Example for Intel® Stratix® 10 Devices
Generate the design example from the Example Design tab of the 25G Ethernet Intel® FPGA IP parameter editor. You can choose to generate the design with or without the IEEE 1588v2 feature. You can also choose to generate the design with or without the Reed-Solomon Forward Error Correction (RS-FEC) feature.
Did you find the information on this page useful?