2.7.4. Handling Potential Jitter in Intel® Arria® 10 Devices
Refer to the KDB Answer How do I compensate for the jitter of PLL cascading or non-dedicated clock path for Arria 10 PLL reference clock? for a workaround you should apply to the IP core, in your design.
Did you find the information on this page useful?