Low Latency 100-Gbps Ethernet IP Core User Guide

ID 683160
Date 4/15/2021
Public
Document Table of Contents

2.9. Compiling the Full Design and Programming the FPGA

You can use the Start Compilation command on the Processing menu in the Intel® Quartus® Prime software to compile your design. After successfully compiling your design, program the targeted Intel device with the Programmer and verify the design in hardware.

Note: The LL 100GbE IP core design example synthesis directories include Synopsys Constraint (.sdc) files that you can copy and modify for your own design.
Note: For additional .sdc file requirements for Intel® Arria® 10 designs, please refer to the KDB Answer at https://www.altera.com/support/support-resources/knowledge-base/tools/2017/fb470823.html.

Did you find the information on this page useful?

Characters remaining:

Feedback Message