25G Ethernet Intel® Stratix® 10 FPGA IP User Guide

ID 683154
Date 9/15/2021
Document Table of Contents

1.4.2. Compilation Checking

Intel® performs compilation testing on an extensive set of 25G Ethernet Intel FPGA IP core variations and designs to ensure the Intel® Quartus® Prime Pro Edition software places and routes the IP core ports correctly.

Did you find the information on this page useful?

Characters remaining:

Feedback Message