Intel® MAX® 10 Clocking and PLL User Guide

ID 683047
Date 12/26/2023
Document Table of Contents

3.3.2. Guideline: Connectivity Restrictions

To comply with simultaneous switching noise (SSN) design guideline, Intel recommends that you do not use unterminated I/O in the same bank as the input clock signal to the PLL.