Intel® MAX® 10 Clocking and PLL User Guide

ID 683047
Date 12/26/2023
Document Table of Contents

6.1.2. PLL Control Signals Parameter Settings

The parameter settings for the control signals are located on the Inputs/Lock page of the Avalon ALTPLL Intel® FPGA IP parameter editor.

Turn on the control signal you want to create from the options available.