Intel Agilex® 7 General-Purpose I/O User Guide: M-Series

ID 772138
Date 12/04/2023
Document Table of Contents
Give Feedback

6.8. GPIO Intel® FPGA IP Design Examples

The GPIO IP can generate design examples that match your IP configuration in the parameter editor. You can use these design examples as references for instantiating the IP and reviewing the expected behavior in simulations.

You can generate the design examples from the GPIO IP parameter editor. After you set the parameters that you want, click Generate Example Design. The IP parameter editor generates the design example source files in the directory you specify.

Figure 45. Source Files in the Generated Design Example Directory

Note: The .qsys files are for internal use during design example generation only. You cannot edit these .qsys files.