Intel Agilex® 7 General-Purpose I/O User Guide: M-Series

ID 772138
Date 12/04/2023
Public
Document Table of Contents
Give Feedback

8. Documentation Related to the Intel Agilex® 7 General-Purpose I/O User Guide: M-Series

Table 62.   GPIO-B ReferencesThe links in this table are references related to the M-Series FPGAs I/O system.
Reference Description
Intel Agilex® 7 FPGAs and SoCs Device Data Sheet: M-Series

Lists the electrical characteristics, switching characteristics, configuration specifications, and timing for M-Series FPGAs.

Intel Agilex® 7 LVDS SERDES User Guide: M-Series

Describes features, functional descriptions, implementation guidelines, and restrictions on LVDS SERDES I/O system in M-Series FPGAs.

Intel Agilex® 7 Clocking and PLL User Guide: M-Series

Describes the M-Series FPGAs clock and PLL specifications and guidelines.

Intel Agilex® 7 Configuration User Guide

Describes the M-Series FPGAs configuration specifications and guidelines.

Intel Agilex® 7 Power Management User Guide Describes the M-Series FPGAs power management specifications and guidelines.
IBIS Models for Intel FPGA Devices

Provides IBIS models for M-Series FPGAs.

GPIO Intel® FPGA IP Release Notes Lists the changes made in each release of the GPIO Intel® FPGA IP.