Agilex™ 7 General-Purpose I/O User Guide: M-Series

ID 772138
Date 3/22/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.1.1. GPIO-B Bank Structure

Figure 2.  GPIO-B Bank Structure (Die Top View)This figure shows the GPIO-B bank structure of the M-Series FPGA. The figure shows the view of the die as shown in the Quartus® Prime Chip Planner. In the Pin Planner, this corresponds to the "Bottom View". Different device packages have different number of GPIO-B banks. Refer to the device pin-out files for available GPIO-B banks and the locations of the SDM and HPS shared I/O banks for each device package.