Multi Channel DMA Intel® FPGA IP for PCI Express User Guide

ID 683821
Date 10/29/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Single Descriptor Load and Submit

The API flow below shows loading one descriptor in the descriptor ring buffer and then submit DMA transfer by updating the tail pointer register by increment of 1.

Figure 34. Single Descriptor Load and Submit