Multi Channel DMA Intel® FPGA IP for PCI Express User Guide

ID 683821
Date 10/29/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8.1.6.19. ifc_qdma_pio_read128

Table 90.  
API API Description Input Parameters Return Values
uint128_t ifc_qdma_pio_read128(struct ifc_qdma_device *qdev, uint64_t addr);

Read the value from BAR2 address This API would be used for PIO testing, dumping statistics, pattern generation etc.

qdev: QDMA device

addr: adderss to read

0 on success

negative otherwise

Did you find the information on this page useful?

Characters remaining:

Feedback Message