Multi Channel DMA Intel® FPGA IP for PCI Express User Guide

ID 683821
Date 10/29/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4. Interface Overview

Interfaces for the Multi Channel DMA IP for PCI Express are:
  • Clocks
  • Resets
  • Multi Channel DMA mode interfaces (EP only):
    • Avalon-MM PIO Master Interface
    • Avalon-MM Write Master Interface
    • Avalon-MM Read Master Interface
    • Avalon-ST Source Interface
    • Avalon-ST Sink Interface
    • User MSI-X
    • User FLR
  • Bursting Avalon-MM Master Interface (BAM)
  • Bursting Avalon-MM Slave Interface (BAS)
  • Config Slave Interface (RP only)
  • Hard IP Reconfig Interface
  • Config TL Interface

Did you find the information on this page useful?

Characters remaining:

Feedback Message