Multi Channel DMA Intel® FPGA IP for PCI Express User Guide

ID 683821
Date 10/29/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.1. Multi Channel DMA

Multi Channel DMA IP for PCI Express consists primarily of H2DDM & D2HDM blocks. It also offers a DMA-bypass capability to the Host for doing PIO Read/Writes to device memory.

The MCDMA engine operates on software DMA queue to transfer data between local FPGA and host. The elements of each queue are software descriptors that are written by driver/software. Hardware reads the queue descriptors and execute them. Hardware can support up to 2K DMA channels. For each channel, separate queues are used for read/write DMA operations.

Did you find the information on this page useful?

Characters remaining:

Feedback Message