3.1. Multi Channel DMA
The MCDMA engine operates on software DMA queue to transfer data between local FPGA and host. The elements of each queue are software descriptors that are written by driver/software. Hardware reads the queue descriptors and execute them. Hardware can support up to 2K DMA channels. For each channel, separate queues are used for read/write DMA operations.
Did you find the information on this page useful?