2.5.2. Timing Preservation
The following techniques can help you preserve timing in designs that include the Signal Tap logic analyzer:
- Avoid adding critical path signals to the .stp file.
- Minimize the number of combinational signals you add to the .stp file, and add registers whenever possible.
- Specify an fMAX constraint for each clock in the design.
Did you find the information on this page useful?