Visible to Intel only — GUID: upk1624459754546
Ixiasoft
1. Intel Agilex® 7 Power Distribution Network Design Guidelines Overview
2. Power Delivery Overview
3. Board Power Delivery Network Recommendations
4. Board LC Recommended Filters for Noise Reduction in Combined Power Delivery Rails
5. PCB PDN Design Guideline for Unused Tiles
6. PCB Voltage Regulator Recommendation for PCB Power Rails
7. Board Power Delivery Network Simulations
8. Intel Agilex® 7 Device Family PDN Design Summary
9. Document Revision History for AN 910: Intel Agilex® 7 Power Distribution Network Design Guidelines
2.1.2.1. Recommended Power Tree for the Intel Agilex® 7 Devices with only P-Tile and E-Tile in the Device Packages
2.1.2.2. Recommended Power Tree for the Intel Agilex® 7 AGI or AGF (with only F-Tile, or both F-Tile and R-Tile) Device Packages
2.1.2.3. Recommended Power Tree for the Intel Agilex® 7 AGM (with only F-Tile, or both F-Tile and R-Tile) Device Packages
2.4.1. Intel Agilex® 7 FPGA Packages Board-Level Decoupling Capacitors Summary
2.4.2. Intel Agilex® 7 E-Tile Board-Level Decoupling Capacitors Summary
2.4.3. Intel Agilex® 7 P-Tile Board-Level Decoupling Capacitors Summary
2.4.4. Intel Agilex® 7 F-Tile Board-Level Decoupling Capacitors Summary
2.4.5. Intel Agilex® 7 R-Tile Board-Level Decoupling Capacitors Summary
Visible to Intel only — GUID: upk1624459754546
Ixiasoft
5. PCB PDN Design Guideline for Unused Tiles
This chapter describes the PDN design guidelines for unused tiles on PCB design. For more information, refer to the Intel Agilex® 7 Device Family Pin Connection Guidelines.
Did you find the information on this page useful?
Feedback Message
Characters remaining: