4.2. E-Tile Rail LC Filter Board Scheme and Connection
The E-tile has a strict connection requirement to eliminate the need for power-down sequencing (PDS) control circuits. With the connections in Figure 22 and Figure 24, the E-tile eliminates the PDS requirement existing in the Intel® Stratix® 10 device family—no pull-down discharge FETs or resistors on voltage rails are required. The filter can be placed as close to FPGA as periphery capacitors in Table 12. Implement one set of LC filters for each tile on the FPGA.
Did you find the information on this page useful?