A newer version of this document is available. Customers should click here to go to the newest version.
- 15.3.12. Fully-Parallel FFTs with Flexible Ordering (FFT2X, FFT4X, FFT8X, FFT16X, FFT32X, and FFT64X)
- 15.3.13. General Multitwiddle and General Twiddle (GeneralMultiTwiddle, GeneralMultVTwiddle, GeneralTwiddle, GeneralVTwiddle)
7.13.6. 1-Carrier, 2-Antenna W-CDMA DDC
The top-level testbench includes Control, Signals, and Run Quartus Prime blocks, plus a ChanView block that isolates two channels of data from the TDM signals.
The DDCChip subsystem includes Device, DecimatingCIC, Decimating FIR, Mixer, NCO, and Scale blocks.
The CIC and FIR filters implement a decimating filter chain that down converts the two complex carriers (4 real channels from two antennas with one pair of I and Q inputs from each antenna) from a frequency of 122.88 MSPS to a frequency of 7.68 MSPS (a total decimation rate of 16). The real mixer and NCO isolate the four channels. The design configures the NCO with a single channel to provide one sine and one cosine wave at a frequency of 17.5 MHz. The NCO has the same sample rate (122.88 MSPS) as the input data sample rate.
A system clock rate of 122.88 MHz drives the design on the FPGA, which the Device block defines inside the DDCChip subsystem.
The model file is wcdma_picocell_ddc_mixer.mdl.
Did you find the information on this page useful?