DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook

ID 683337
Date 6/20/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.1. DSP Builder for Intel® FPGAs Features

  • Automatic pipelining to enable timing closure
  • Automatic folding
  • Easy to compare and target different device families
  • High-performance floating-point designs
  • Wizard-based interface (system-in-the-loop) to configure, generate, and run hardware verification system.