DSP Builder for Intel® FPGAs (Advanced Blockset): Handbook

ID 683337
Date 6/20/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.11.5. Super-Sample Rate Digital Upconverter

The model file is demo_ssduc.mdl.

Did you find the information on this page useful?

Characters remaining:

Feedback Message