Visible to Intel only — GUID: hco1423076692157
Ixiasoft
Visible to Intel only — GUID: hco1423076692157
Ixiasoft
7.12.22. Square Root Using CORDIC
The design example allows you to generate a valid signal. The design example only generates output and can only accept input every N cycles, where N depends on the number of stages, the data output format, and the target fMAX. The valid signal goes high when the output is ready. You can use this output signal to trigger the next input, for example, a FIFO buffer read for bursty data.
The model file is demo_cordic_sqrt.mdl.
Did you find the information on this page useful?
Feedback Message
Characters remaining: