DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 9/02/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

11.12.2.6. F0_TOTAL_LINE_COUNT (0x56)

Table 245.  F0_TOTAL_LINE_COUNT (0x56)
Name Bit(s) Access Description Reset
Reserved 31:16 - - -
F0 total line count 15:0 RO The detected line count of the interlaced video field 0 or progressive video including blanking. 0x0