DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 9/02/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

10.3.9. DPTX_TEST_264BIT_PATTERN4

Address: 0x0018

Direction: RW

Reset: 0x00000000

Table 89.  DPTX_TEST_264BIT_PATTERN4 Bits

Bit

Bit Name

Function

31:0

264BIT_PATTERN4

Bits 127:96 of the 264 bit custom pattern for PHY compliance test.