DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 9/02/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

10.2.3. DPTX0_MSA_HTOTAL

Address: 0x0022

Direction: RO

Reset: 0x00000000

Note: This register is RO if TX_VIDEO_IM_ENABLE = 0 and RW if TX_VIDEO_IM_ENABLE = 1.
Table 67.  DPTX0_MSA_HTOTAL Bits

Bit

Bit Name

Function

31:16

Unused

15:0

HTOTAL

Main stream attribute HTOTAL