DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 9/02/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

13. Document Revision History for the DisplayPort Intel® FPGA IP User Guide

Document Version Intel® Quartus® Prime Version IP Version Changes
2022.09.02 22.2 20.0.1 Added mentions of support for UHBR20 (20 Gbps) data rate where applicable throughout the document.
2022.07.20 22.2 20.0.1 Removed the following note for Support audio data channel from the table Sink Parameters:
  • The IP does not support audio data channel if you turn on the Support MST parameter.
2022.06.21 22.2 20.0.1 Updated the Verilog HDL CVI — DisplayPort Sink Example.
2022.04.29 22.1 20.0.1
  • Updated Table: DisplayPort Intel® FPGA IP Quick Reference.
  • Updated Figure: DisplayPort Source Top-Level Block Diagram.
  • Added Table: Video Interface (TX AXIS Video Interface).
  • Added new topic: Video Interface (Enable Active Video Data Protocols = AXIS-VVP Full) for DisplayPort Source and DisplayPort Sink.
  • Updated Figure: DisplayPort Sink Top-Level Block Diagram.
  • Updated Table: Video Interface (RX AXIS Video Interface).
  • Updated Table: DisplayPort Intel FPGA IP Source Parameters
  • Updated Table: DisplayPort Intel FPGA IP Sink Parameters
  • Added the following Section:
    • DisplayPort Source CV2AXI Register
    • DisplayPort Source CV2AXI Register Description
    • DisplayPort Source CV2AXI Register Summary
    • DisplayPort Sink CV2AXI Register
    • DisplayPort Sink CV2AXI Register Description
    • DisplayPort Sink CV2AXI Register Summary
2022.01.24 21.4 20.0.0
  • Added Intel® Agilex™ support in Device Family Support topic.
  • Added support for DP2.0 for Intel® Stratix® 10 devices.
    • Updated DisplayPort Intel® FPGA IP Quick Reference topic.
    • Updated DisplayPort Terms and Acronyms topic.
    • Updated About This IP topic.
    • Updated Release Information topic.
    • Added new DP2.0 information in Performance and Resource Utilization topic.
    • Added new DP2.0 information in Main Data Path topic.
    • Added new DP2.0 information in Training and Link Quality Patterns Generator topic.
    • Added new DP2.0 information in TX Transceiver Interface topic.
    • Added new DP2.0 information in RX transceiver Interface topic.
    • Added new DP2.0 information in Secondary Stream Interface topic.
  • Updated Table: TX Transceiver Interface.
  • Updated Source Clock Tree topic.
  • Added a new topic: Calculating Video Bandwidth and Recovered Pixel Clock Frequency.
  • Added a new topic: IP to Transceiver Parallel Data Interface Width. in DisplayPort Source.
  • Added a new topic: Transceiver to IP Parallel Data Interface Width in DisplayPort Sink.
  • Added a new register in Table: DisplayPort Sink Capability Registers.
  • Added a new note in Table: Transceiver Management Interface.
  • Updated Table: RX Transceiver Interface.
  • Updated Table: rxN_msa_conduit Port Signals.
  • Updated Sink Clock Tree topic.
  • Updated DisplayPort Intel® FPGA IP Source Parameters table.
  • Updated DisplayPort Intel® FPGA IP Sink Parameters table.
  • Updated Table: btc_dptx_link_bw .
  • Updated Source General Registers topic.
  • Updated Sink General Registers topic.
2021.11.12 21.3 19.4.0
  • Updated Table: HDCP Resource Utilization for Support HDCP Key Management = 1
  • Updated Table: Source Parameters and Table: Sink Parameters for Support HDCP Key Management.
2021.05.11 21.1 19.3.0
  • Updated the Table: HDCP Interface in Source Interfaces and Sink Interfaces
    • Added information about Support HDCP Key Management for Conduit(Key) port type.
    • Added Avalon Memory-Mapped Port Type.
  • Update the Table DisplayPort Intel FPGA IP Source Parameters and DisplayPort Intel FPGA IP Sink Parameters to add Support HDCP Key Management parameter.
2021.01.20 20.2 19.3.0 Updated the DPTX_TX_CONTROL section:
  • Updated Table: DPTX_TX_CONTROL Bits to update the function description for bit 3:0.
2020.06.22 20.2 19.3.0
  • Updated HDCP feature support for Intel® Stratix® 10 devices.
    Note: The High-bandwidth Digital Content Protection (HDCP) feature is not included in the Intel® Quartus® Prime Pro Edition software. To access the HDCP feature, contact Intel at https://www.intel.com/content/www/us/en/broadcast/products/programmable/applications/connectivity-solutions.html.
  • Updated the HDCP resource utilization data for Intel® Arria® 10 devices and added data for Intel® Stratix® 10 devices in the Performance and Resource Utilization section.
  • Updated the HDCP 1.3 Key Port address information in HDCP 1.3 TX Architecture and HDCP 1.3 RX Architecture sections.
  • Edited the maximum lane support information for Support HDCP 1.3 and Support HDCP 2.3 parameters in the Parameters section. The HDCP feature supports only maximum lane count of 4.
  • Added information about the tx_hdcp1_disable and tx_hdcp2_disable signals in the Source Interfaces section.
  • Added information about the rx_hdcp1_disable and rx_hdcp2_disable signals in the Sink Interfaces section.
2020.04.13 20.1 19.3.0
  • Updated the performance resource utilization information and included multi-stream transport (MST) data for Intel® Cyclone® 10 GX devices.
  • Added the following new sections to describe the DisplayPort sink non-GPU mode:
    • Sink Non-GPU Mode Support
    • Non-GPU Mode EDID Interface
  • Removed the HDCP Over DisplayPort Design Examples section. This information is now available in the DisplayPort Intel® Arria® 10 FPGA IP Design Example User Guide.
  • Added the following API functions:
    • btc_dprx_mst_link_addr_rep_set
    • btc_dprx_mst_conn_stat_notify_req
    • btc_dprx_mst_conn_stat_notify_rep
2020.01.20 19.4 19.2.0
  • Added a new section about High-bandwidth Digital Content Protection (HDCP). This feature is available only for Intel® Arria® 10 devices.
  • Added information about the following HDCP-related parameters in the DisplayPort Intel® FPGA IP Source Parameters and DisplayPort Intel® FPGA IP Sink Parameters sections:
    • Support HDCP 1.3
    • Support HDCP 2.3
  • Added information about HDCP-related signals in the Source Interfaces and Sink Interfaces sections.
  • Added information about a new design example that demonstrates the HDCP feature for Intel® Arria® 10 devices in the Intel® Quartus® Prime Pro Edition software.
2019.04.01 19.1 19.1
  • Added support for Intel® Stratix® 10 L-tile devices. Support for both Intel® Stratix® 10 L-tile and H-tile devices are final.
  • Added a table that lists the support for the Adaptive Sync feature by device family in the Device Family Support section. This feature is available only in the Intel® Quartus® Prime Pro Edition software.
2019.01.21 18.1 18.1
  • Added preliminary support for Intel® Stratix® 10 devices.
  • Removed the line that states that the IP supports multi-stream transport (MST) in Intel® Cyclone® 10 GX devices. The DisplayPort Intel® FPGA IP supports MST only in Intel® Arria® 10 devices in the current release.
  • Edited the performance resource utilization information to include data for Intel® Stratix® 10 devices and SST TX quad and MST data for Intel® Arria® 10 devices.
  • Adaptive sync feature is fully supported in version 18.1 onwards.
  • Updated the Core Features section to include support for HDR metadata transport using secondary stream data packet.
  • Updated the Secondary Stream Interface section to add information about using the secondary stream data packet to transport HDR metadata.
  • Edited the btc_dptx_baseaddr function information. The bit returns with the base address, and not 0 or 1.
  • Added a reference link to the DisplayPort Intel® Stratix® 10 FPGA IP Design Example User Guide.
2018.05.07 18.0 18.0
  • Renamed DisplayPort IP core to DisplayPort Intel® FPGA IP as part of standardizing and rebranding exercise.
  • Added reference link to the DisplayPort Intel® Cyclone® 10 GX FPGA IP Design Example User Guide.
  • Updated support for Intel® Cyclone® 10 GX device from advance to final.
  • Edited the performance resource utilization information to include Arria V GZ.
  • Add bit 0 and bit 127 to the Typical Secondary Stream Packet Flow diagram to indicate the direction of the streaming data.
  • Edited the btc_dptx_set_color_space function information to include the missing code.
  • Changed the typo in step 2 in the DisplayPort post link training adjust request flow (LQA). The offset 0x00101 bit [1] should be offset 0x00101 bit [5].
  • Added a note in the btc_dptx_set_color_space, btc_dptx_set_color_space, btc_dptxll_stream_set_color_space, DPTX0_MSA_COLOR, and DPRX0_MSA_COLOR topics to refer to Table 2–120 bit[3:0] in the VESA DisplayPort Standard version 1.4 for all colorimetry support including BT.2020.
  • Updated the video format information for btc_dptx_set_color_space, btc_dptx_mst_set_color_space, and btc_dptxll_stream_set_color_space functions. The format is 0 = RGB; 1 = YCbCr 4:4:4; 2 = YCbCr 4:2:2; 3 = YCbCr 4:2:0.
  • Edited typos in the following API functions:
    • btc_dptx_mst_conn_stat_notify_req
    • btc_dptx_mst_link_address_req
    • btc_dptx_mst_remote_dpcd_wr_req
    • btc_dptx_mst_remote_i2c_rd_req
    • btc_dptx_mst_set_color_space
    • btc_dptx_mst_tavgts_set
    • btc_dptxll_stream_set_pixel_rate
    • btc_dptxll_syslib_add_tx

Date

Version

Changes

November 2017 2017.11.06
  • Renamed DisplayPort IP core to Intel FPGA DisplayPort as per Intel rebranding.
  • Changed the term Qsys to Platform Designer.
  • Changed the term EyeQ to Eye Viewer as per Intel® rebranding.
  • Added advance support for Intel® Cyclone® 10 GX devices.
  • Updated information that the Intel FPGA DisplayPort core now conforms to Video Electronics Standards Association (VESA) DisplayPort Standard version 1.4.
  • Added data link rate support for HBR3 (8.10 Gbps). This rate is only available in quad symbols per clock for Intel® Arria® 10 and Intel® Cyclone® 10 GX devices in the Intel® Quartus® Prime Pro Edition software.
  • Updated that the YCbCr 4:2:0 color format is fully supported starting 17.1 release.
  • Updated the Audio Interface section to clarify that the audio packing format complies to both IEC-60958-1 and IEC-60958-3 standards.
  • Moved information about the Intel FPGA DisplayPort design example parameters to the respective design example user guides.
  • Added a note in the Secondary Stream Interface sections about InfoFrame SDP support.
  • Edited the following registers:
    • DPRX_RX_CONTROL bits 10:8: Changed 111 from Reserved to Training pattern 4
    • DPRX_BER_CONTROL bits 1:0: Changed 00 to disparity error and code error counts and 10 to code error counts.
    • DPTX0_MSA_COLOUR bit 13: Added a note that if you configure this bit to use VSC SDP, refer to the VESA DisplayPort Standard version 1.4 for the VSC SDP Payload Pixel Encoding/Colorimetry Format. Y-Only and Raw format are not supported.
    • DPTX_RECONFIG bits 1 and 0: Clarified that these bits automatically clear (0) after one clock cycle.
May 2017 2017.05.08
  • Rebranded as Intel.
  • Added preliminary support for adaptive sync feature and YCbCr 4:2:0 color format.
  • Updated the Device Family Support section with the recommended speed grades information.
  • Added input data ordering information for YCbCr 4:2:0 color format.
  • Added source support for proprietary video image format.
    • Added information about the TX Video IM Enable parameter. Turn on to enable the video image interface. Turn off to use the traditional HSYNC/VSYNC/DE video input interface.
    • Added information about the video image interface and a table showing comparison between the two interfaces.
  • Added information about rx_analog_reconfig interface for the sink's Transceiver Management Interface table.
  • Added a note in the Clocked Video Input Interface section that the example given uses Intel® 's Clocked Video Input IP core.
  • Added information that MST parameter now supports audio data channel.
October 2016 2016.10.31
  • Added information for the new Design Example parameters.
  • Removed all Arria 10 design example related information. For more information about Arria 10 design examples, refer to the DisplayPort IP Core Design Example User Guide.
  • Added information that MST parameter does not support audio data channel.
  • Added information about audio support for 2 symbols per clock.
  • Added information about DisplayPort MST source user application.
  • Updated information that the tx_analogreset[n–1:0], tx_digitalreset[n–1:0], rx_analogreset[n–1:0], and rx_digitalreset[n–1:0] signals are required only for Arria V, Cyclone V, and Stratix V devices.
  • Updated the API references.
  • Added new tx_idx parameter in TX API to support multiple TX instance.
  • Updated DisplayPort Sink and Source Register Map and DPCD locations.
May 2016 2016.05.02
  • Updated performance resource utilization information for 16.0 version.
  • Added a note that the audio feature is not supported in dual symbol mode for link rates.
  • Removed all information about TX MSA. The TX MSA will be automatically inserted by the DisplayPort source core.
    • Removed the Import fixed MSA parameter.
    • Removed the txN_msa_conduit signal.
  • Updated the DisplayPort source functional block diagram and updated or included information for the related paths:
    • Main link data path
    • Video packetizer path
    • Video geometry measurement path
    • Audio and secondary stream encoder path
    • Training and link quality patterns generator
  • Added new information for DisplayPort source:
    • Controller interface
    • Sideband channel
  • Updated the source audio interface section to include information about 1-channel audio over 2-channel audio and 3-channel audio over 8-channel audio.
  • Updated video data format information for the DisplayPort source and sink cores.
  • Added support for black video feature for DisplayPort sink core.
  • Updated the Typical Secondary Stream Packet diagram for DisplayPort sink - changed data [127:0] to data [159:0].
  • Updated the DPTX_TX_CONTROL source register.
  • Added new information for DisplayPort hardware demonstration:
    • DisplayPort Link Training Flow
    • DisplayPort Post Link Training Adjust Request Flow (LQA)
  • Added links to archived versions of the DisplayPort IP Core User Guide.
November 2015 2015.11.02
  • Changed instances of Quartus II to Intel® Quartus® Prime .
  • Updated performance resource utilization information for 15.1 version.
  • Removed information about tx_vid_f. The tx_vid_f pin is removed from the DisplayPort IP core because the signal is now handled internally by the core..
  • Added a new port, rx_restart, for RX transceiver interface. This port resets the RX PHY reset controller when RX data loses alignment. Only applicable for Arria 10 devices.
  • Added specific settings for Arria 10 Transceiver Native PHY, and Arria 10 hardware demonstration files for the DisplayPort hardware demonstration.
  • Added a new DisplayPort API function, btc_dptx_hpd_change.
May 2015 2015.05.04
  • Added Arria 10 support.
  • Updated color support:
    • RGB—18, 24, 30, 36, or 48 bpp
    • YCbCr 4:4:4—24, 30, 36, or 48 bpp
    • YCbCr 4:2:2—16, 20, 24, or 32 bpp
  • Removed information about Link Quality Generation register. These bits are now combined into the DPTX_TX_CONTROL register.
  • Added information about DPTX_TEST_80BIT_PATTERN1-3 bits.
  • Added source-supported DPCD locations.
  • Added new sink-supported DPCD location bits: TEST_REQUEST, TEST_LINK_RATE, TEST_LANE_COUNT, PHY_TEST_PATTERN, and TEST_80BIT_CUSTOM_PATTERN.
  • Added Arria 10 information for the DisplayPort IP core hardware demonstration and simulation example.
December 2014 2014.12.30 Edited the DisplayPort RX link rate (Clock Recovery interface) for HBR2 from 4.50 Gbps to 5.40 Gbps.
December 2014 2014.12.15
  • Added information about multi-stream support (MST, 1 to 4 source and sink streams). You can access this feature using these parameters:
    • Support MST
    • Max stream count
  • Added support for 4Kp60 resolution.
  • Added information about clock recovery feature for the hardware demonstration.
  • Removed information for double reference clocks (162MHz and 270MHz) for transceiver clocking. The IP core no longer supports double reference clocks.
  • Added new source registers:
    • 0x00a0 (DPTX_MST_CONTROL1)
    • 0x00a2 (DPTX_MST_VCPTAB0)
    • 0x00a3 (DPTX_MST_VCPTAB)
    • 0x00a3 (DPTX_MST_VCPTAB1)
    • 0x00a4 (DPTX_MST_VCPTAB2)
    • 0x00a5 (DPTX_MST_VCPTAB3)
    • 0x00a6 (DPTX_MST_VCPTAB4)
    • 0x00a7 (DPTX_MST_VCPTAB5)
    • 0x00a8 (DPTX_MST_VCPTAB6)
    • 0x00a9 (DPTX_MST_VCPTAB7)
    • 0x00aa (DPTX_MST_TAVG_TS)
  • Added new sink registers:
    • 0x0006 (DPRX_BER_CNTI0)
    • 0x0007 (DPRX_BER_CNTI1)
    • 0x00a0 (DPRX_MST_CONTROL1)
    • 0x00a1 (DPRX_MST_STATUS1)
    • 0x00a2 (DPRX_MST_VCPTAB0)
    • 0x00a3 (DPRX_MST_VCPTAB1)
    • 0x00a4 (DPRX_MST_VCPTAB2)
    • 0x00a5 (DPRX_MST_VCPTAB3)
    • 0x00a6 (DPRX_MST_VCPTAB4)
    • 0x00a7 (DPRX_MST_VCPTAB5)
    • 0x00a8 (DPRX_MST_VCPTAB6)
    • 0x00a9 (DPRX_MST_VCPTAB7)
  • Changed the value of the following source register bits:
    • 0x0000 - Bits RX_LINK_RATE
    • 0x0001 - Bits RX_LINK_RATE
    • 0x0002 - Bits RSTI3, RSTI2, RSTI1, RSTI0
  • Added new signals:
    clk_cal Calibration clock for transceiver management interface

    tx_link_rate_8bits

    rx_link_rate_8bits

    Main link rate expressed in multiples of 270Mbps —

    txN_video_in

    txN_vid_clk

    txN_audio

    txN_audio_clk

    txN_ss

    txN_msa_conduit

    TX signals for Stream 1, 2, and 3

    rxN_video_out

    rxN_vid_clk

    rxN_audio

    rxN_ss

    rxN_msa_conduit

    rxN_stream

    RX signals for Stream 1, 2, and 3
  • Changed the following signal names:
    • rx_xcvr_clkout to rx_ss_clk
    • tx_xcvr_clkout to tx_ss_clk
June 2014 2014.06.30
  • Native PHY is removed from the IP core; included information about how to instantiate the PHY outside the DisplayPort IP core.
  • Updated the source and sink block diagrams.
  • Updated the source and sink register map information.
  • Added new sink register bits:
    • LQA ACTIVE
    • PHY_SINK_TEST_LANE_SEL
    • PHY_SINK_TEST_LANE_EN
    • AUX_IRQ_EN
    • TX_STROBE
    • DPRX_AUX_STATUS bits
    • DPRX_AUX_I2C0 bits
    • DPRX_AUX_I2C0 bits
    • DPRX_AUX_HPD bits
  • Removed these sink register bits:
    • HPD_IRQ
    • HPD_EN
    • DPRX_AUX_IRQ_EN bits
  • Added a new source register bit:
    • VTOTAL
  • Added source TX transceiver interface signals
  • Removed these source signals:
    • xcvr_refclk
    • tx_serial_data
    • xcvr_reconfig
  • Added sink audio and RX transceiver interface signals.
  • Removed these sink signals:
    • xcvr_refclk
    • rx_serial_data
    • xcvr_reconfig
  • Added information about Transceiver Reconfiguration Interface for source and sink.
  • Added information about single clock reference (135 MHz) for source and sink.
  • Added information about Bitec HSMC DisplayPort daughter card in the Hardware Demonstration chapter.
  • Updated the API reference.

November 2013

13.1

  • Updated the source and sink register map information.
  • Added dual and quad pixel mode support.
  • Added support for quad symbol (40-bit) transceiver data interface.
  • Added support for Cyclone V devices.
  • Added HBR2 support for Arria V and Arria V GZ devices.
  • Added information about eDP support.
  • Updated the API reference.

May 2013

13.0

  • Added information on audio support.
  • Added HBR2 support for Stratix V devices.
  • Added information on secondary data support.

February 2013

12.1 SP1 (Beta)

Second beta release:

  • Updated the filenames for the hardware demonstration and simulation example.
  • Added chapter describing the IP core’s compilation example.
  • Miscellaneous updates.

December 2012

12.1

(Beta)

Initial beta release.