Visible to Intel only — GUID: ewa1437424051813
Ixiasoft
Visible to Intel only — GUID: ewa1437424051813
Ixiasoft
3.6. Guaranteed Timing Closure of the Intel® Arria® 10 GX FPGA Development Kit Reference Platform Design
Both the SDK and the Custom Platform contribute to the implementation of the SDK's guaranteed timing closure feature.
The SDK provides the IP to generate the kernel clock, and a post-flow script that ensures this clock is configured with a safe operating frequency confirmed by timing analysis. The Custom Platform developer imports a post-fit netlist that has already achieved timing closure on all non-kernel clocks.
Did you find the information on this page useful?
Feedback Message
Characters remaining: