Intel® Quartus® Prime Pro Edition User Guide: Design Recommendations

ID 683082
Date 8/03/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Design Assistant Rule Severity Levels

Design Assistant designates each rule violation with a severity level. You can increase the severity level for any rule to match your particular design requirements.
Table 5.  Design Assistant Rule Severity Levels
Severity Description Severity Level Color
Fatal Failure condition that stops the Compiler flow after violation. Red
Critical A critical issue that requires correction for sign-off. Red
High Potentially causes functional failure. May indicate missing or incorrect design data. Yellow
Medium Potentially impacts quality of results for fMAX or resource utilization. Brown
Low Optional suggestions that can reflect FPGA design best practices and may have small impact on device performance and utilization in typical designs. Blue