188.8.131.52. Use Synchronous Clock Enables
This scheme does not reduce power consumption as much as gating the clock at the source because the clock network keeps toggling, and performs the same function as a gated clock by disabling a set of registers. Insert a multiplexer in front of the data input of every register to either load new data, or copy the output of the register.
When designing for Intel® Stratix® 10 devices, consider that high fan-out clock enable signals can limit the performance achievable by the Hyper- Retimer. For specific recommendations, refer to the Intel® Stratix® 10 High-Performance Design Handbook.
Did you find the information on this page useful?