AN 737: SEU Detection and Recovery in Intel® Arria® 10 Devices

ID 683064
Date 10/21/2021
Document Table of Contents

2.3.1. Component FIT Rates

The Projected SEU FIT by Component report shows FIT for the following components:

  • SRAM embedded memory in embedded processors hard IP and M20K or M10K blocks
  • CRAM used for LUT masks and routing configuration bits
  • LABs in MLAB mode
  • I/O configuration registers, which the FPGA implements differently than CRAM and design flipflops
  • Standard flipflops the design uses in the address and data registers of M20K blocks, in DSP blocks, and in hard IP
  • User flipflops the design implements in logic cells (ALMs or LEs)