Visible to Intel only — GUID: pma1694658793074
Ixiasoft
1.2.2.1.1. Adding Nios® V/m Processor Intel® FPGA IP
1.2.2.1.2. Adding On-Chip Memory II (RAM or ROM) Intel® FPGA IP
1.2.2.1.3. Adding JTAG UART Intel® FPGA IP
1.2.2.1.4. Adding Reset Release Intel® FPGA IP
1.2.2.1.5. Connect Interfaces and Signals
1.2.2.1.6. Clear System Warnings and Errors
1.2.2.1.7. Configuring the Reset Vector of the Nios® V Processor
1.2.2.1.8. Saving and Generating System HDL
Visible to Intel only — GUID: pma1694658793074
Ixiasoft
1.1. Overview
This application note is a fundamental guide for you to get started with building a Nios® V processor system and running a simple Hello World software. The target boards are the Intel FPGA development kits. The build software includes both Quartus® Prime software and Ashling* RiscFree* IDE for Intel® FPGAs.
The document provides the following information:
- Introduces you to the basic design flow for the Nios® V processor.
- Provides instructions on how to generate a Nios® V example design, create a software program, and run the program on an Intel FPGA device.