AN 985: Nios® V Processor Tutorial

Download PDF
ID 784468
Date 5/15/2024
Public
Document Table of Contents
Document Table of Contents x
1. AN 985: Nios® V Processor Tutorial
1. AN 985: Nios® V Processor Tutorial x
1.1. Overview 1.2. Generating the System 1.3. Simulating the Nios® V Processor System 1.4. Programming the System 1.5. Debugging the System 1.6. Document Revision History for AN 985: Nios® V Processor Tutorial
1.1. Overview x
1.1.1. Hardware and Software Requirements
1.2. Generating the System x
1.2.1. Creating a New Project 1.2.2. Building Hardware Design in Platform Designer 1.2.3. Building Software Design with Ashling* RiscFree* IDE for Intel® FPGAs
1.2.2. Building Hardware Design in Platform Designer x
1.2.2.1. Creating a Platform Designer System 1.2.2.2. Configuring Assignment and Constraint 1.2.2.3. Compiling the Quartus® Prime Software Project
1.2.2.1. Creating a Platform Designer System x
1.2.2.1.1. Adding Nios® V/m Processor Intel® FPGA IP 1.2.2.1.2. Adding On-Chip Memory II (RAM or ROM) Intel® FPGA IP 1.2.2.1.3. Adding JTAG UART Intel® FPGA IP 1.2.2.1.4. Adding Reset Release Intel® FPGA IP 1.2.2.1.5. Connect Interfaces and Signals 1.2.2.1.6. Clear System Warnings and Errors 1.2.2.1.7. Configuring the Reset Vector of the Nios® V Processor 1.2.2.1.8. Saving and Generating System HDL
1.2.2.2. Configuring Assignment and Constraint x
1.2.2.2.1. Adding Design Files 1.2.2.2.2. Adding Synopsys Design Constraint (SDC) File 1.2.2.2.3. Pin Assignments 1.2.2.2.4. Configuration and Power Management Assignments
1.2.3. Building Software Design with Ashling* RiscFree* IDE for Intel® FPGAs x
1.2.3.1. Creating a Board Support Package 1.2.3.2. Creating an Application Project File 1.2.3.3. Importing Projects into Ashling* RiscFree* IDE for Intel® FPGAs 1.2.3.4. Building the Hello World Application
1.2.3.3. Importing Projects into Ashling* RiscFree* IDE for Intel® FPGAs x
1.2.3.3.1. Importing Nios® V Processor BSP Project 1.2.3.3.2. Importing Application Project
1.3. Simulating the Nios® V Processor System x
1.3.1. Preparing Hardware Design for Simulation 1.3.2. Preparing Software Design for Simulation 1.3.3. Checking Simulation Files 1.3.4. Running System Simulation
1.4. Programming the System x
1.4.1. Programming Hardware SOF File 1.4.2. Downloading the Software ELF File 1.4.3. Applying External Tool Configuration 1.4.4. Run Hello World Application
1.5. Debugging the System x
1.5.1. Software Debugging
1.5.1. Software Debugging x
1.5.1.1. Setting Initial Breakpoint 1.5.1.2. Starting the Debugger 1.5.1.3. View Global Variables 1.5.1.4. View Memory 1.5.1.5. Setting a Second Breakpoint 1.5.1.6. Control Debugger
1. AN 985: Nios® V Processor Tutorial

1.2.3.1. Creating a Board Support Package

Board Support Package (BSP) provides a software runtime environment for embedded systems, such as Nios® V/m processor systems. Platform Designer includes the BSP Editor tool, to generate and configure BSP contents.
  1. In the Quartus® Prime software, go to Tools > Platform Designer .
  2. In the Platform Designer window, go to File > New BSP.
  3. The Create New BSP window appears.
  4. For BSP setting file, create a BSP file (settings.bsp) in <Working directory>/software/bsp/settings.bsp.
  5. For System file (qsys or sopcinfo), select the Nios® V/m processor Platform Designer system (niosv_top.qsys).
  6. For Quartus project, select the example design Quartus Project File (niosv_top.qpf).
  7. For Revision, select niosv_top.
  8. For CPU name, select intel_niosv_m_0.
  9. For Operating system, select Altera HAL.
  10. Click Create to create the BSP file.
    Figure 24. Create New BSP window
  11. The BSP Editor tab appears.
  12. You do not need to modify further. This example design uses the default BSP settings.
  13. Click Generate BSP to generate the BSP file.
    Figure 25. BSP Editor Tab
  14. The BSP Editor generates the BSP files in <Working directory>/software/bsp folder.
    Figure 26. Generated BSP Files
    Alternatively, you can generate the BSP files using CLI.
    1. Search Nios® V Command Shell in the Start Menu and launch it.
    2. Launch the Nios® V Command Shell.
      $ niosv-shell
    3. Execute the command below to generate a BSP folder.
      $ niosv-bsp -c -p=niosv_top.qpf -s=niosv_top.qsys -t=hal <Working directory>/software/bsp/settings.bsp
Level Two Title