Visible to Intel only — GUID: vrf1690186976855
Ixiasoft
1.2.2.1.1. Adding Nios® V/m Processor Intel® FPGA IP
1.2.2.1.2. Adding On-Chip Memory II (RAM or ROM) Intel® FPGA IP
1.2.2.1.3. Adding JTAG UART Intel® FPGA IP
1.2.2.1.4. Adding Reset Release Intel® FPGA IP
1.2.2.1.5. Connect Interfaces and Signals
1.2.2.1.6. Clear System Warnings and Errors
1.2.2.1.7. Configuring the Reset Vector of the Nios® V Processor
1.2.2.1.8. Saving and Generating System HDL
Visible to Intel only — GUID: vrf1690186976855
Ixiasoft
1.5.1.1. Setting Initial Breakpoint
Before debugging any system, you need to have at least one breakpoint to suspend the execution inside the program.
- Open the Ashling* RiscFree* IDE for Intel® FPGAs.
- Open the Nios® V processor software project (hello.c).
- Set a breakpoint at main() by double-clicking on the left-margin of the line containing main().
- Ensure that a blue circle have appeared beside main().
Figure 45. Initial Breakpoint at main()