LVDS SERDES Specifications
DPA Lock Time Specifications
LVDS SERDES Soft-CDR Sinusoidal Jitter Tolerance Specifications
Memory Standards Supported
Memory Output Clock Jitter Specifications
Performance Specifications of the HBM2E Interface
Performance Specifications of Network on Chip (NoC)
NOC Reference Clock Requirements
HPS Clock Performance
HPS Internal Oscillator Frequency
HPS PLL Specifications
HPS Cold Reset
HPS SPI Timing Characteristics
HPS SD/MMC Timing Characteristics
HPS USB UPLI Timing Characteristics
HPS Ethernet Media Access Controller (EMAC) Timing Characteristics
HPS I2C Timing Characteristics
HPS NAND Timing Characteristics
HPS Trace Timing Characteristics
HPS GPIO Interface
HPS JTAG Timing Characteristics
HPS Programmable I/O Timing Characteristics
I/O Standard | VCCIO_PIO (V) | VID (mV) | VICM(DC) (V) | VOD (mV)fmr1657772125669.html#ds_16_8cd86ec89590__fn_diffio-f1 fmr1657772125669.html#ds_16_8cd86ec89590__fn_diffio-f2 | VOCM (V)fmr1657772125669.html#ds_16_8cd86ec89590__fn_diffio-f1 | |||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Minimum | Typical | Maximum | Minimum | Maximum | Minimum | Condition | Maximum | Minimum | Typical | Maximum | Minimum | Typical | Maximum | |
True Differential Signaling-1.3 V (LVDS compatible Transmitter and Receiver)fmr1657772125669.html#ds_16_8cd86ec89590__fn_diffio-f3 fmr1657772125669.html#ds_16_8cd86ec89590__fn_diffio-f5 fmr1657772125669.html#ds_16_8cd86ec89590__fn_diffio-f6 | 1.261 | 1.3 | 1.339 | 100 | 500 | 0.5 | — | 1.40fmr1657772125669.html#ds_16_8cd86ec89590__fn_diffio-f4 | 247 | — | 454 | 0.9 | 1 | 1.1 |
True Differential Signaling-1.2V (Receiver only)fmr1657772125669.html#ds_16_8cd86ec89590__fn_diffio-f3 | 1.14 | 1.2 | 1.26 | 100 | 454 | 0.8 | — | 0.95 | — | — | — | — | — | — |
True Differential Signaling-1.1V (Receiver only)fmr1657772125669.html#ds_16_8cd86ec89590__fn_diffio-f3 | 1.045 | 1.1 | 1.155 | 100 | 454 | 0.8 | — | 0.95 | — | — | — | — | — | — |
True Differential Signaling-1.05V (Receiver only)fmr1657772125669.html#ds_16_8cd86ec89590__fn_diffio-f3 | 0.9975 | 1.05 | 1.1025 | 100 | 454 | 0.8 | — | 0.95 | — | — | — | — | — | — |
SLVS400 | 1.164 | 1.2 | 1.236 | 70 | — | 0.07 | 0.2 | 0.33 | — | — | — | — | — | — |
1.067 | 1.1 | 1.133 |
51 RL range: 90 ≤ RL ≤ 110 Ω.
52 The specification is only applicable to default VOD and pre-emphasis setting.
53 The True Differential Signaling input buffer is supported on 1.05 V, 1.1 V, 1.2 V, and 1.3 V VCCIO_PIO bank. The maximum input voltage driven into the True Differential Signaling input buffer must not exceed VICM(max) + VID(max)/2.
54 True Differential Signaling - 1.3 V standard is compatible with LVDS and capable to interface with LVDS subsets such as:
- RSDS
- Mini-LVDS
- Any I/O standards using equivalent electrical specifications
55 For further information on True Differential Signaling - 1.3 V feature support and guidelines on interfacing True Differential Signaling -1.3V standard with LVDS and it's subset compliant standards, refer to the related information.
56 The VICM(DC) voltage must not exceed 1.2 V when on-chip differential termination (RD OCT) is disabled with the use of external on-board termination.