Intel® Agilex™ Device Family High-Speed Serial Interface Signal Integrity Design Guidelines

ID 683864
Date 9/26/2021
Public
Document Table of Contents

1.4.5.2. R-Tile Design Layout Examples

The design examples are from the Intel Agilex PCIe development board, which has 22 layers and is 2.8mm thick with M7N PCB material.

Did you find the information on this page useful?

Characters remaining:

Feedback Message