Intel® Stratix® 10 SoC FPGA Boot User Guide

ID 683847
Date 7/26/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.1.4. Second-Stage Bootloader

The second-stage bootloader (SSBL) is the second boot stage for the HPS. The FSBL initiates the copy of the SSBL to the HPS SDRAM. The SSBL typically enables more advanced peripherals such as Ethernet and supports command line interface.

You can create the SSBL from one of the following sources:
  • U-Boot
    • Intel provides the source code for U-Boot on GitHub.
  • UEFI
    • Intel provides the source code for UEFI on GitHub.
  • RTOS
  • Bare Metal application

Did you find the information on this page useful?

Characters remaining:

Feedback Message