Intel® Stratix® 10 SoC FPGA Boot User Guide

ID 683847
Date 7/26/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.8. Configuration via Protocol

In the Configuration via Protocol (CvP) case, a small QSPI flash image is configured first, which brings up the PCIe* interface quickly. Then, later, the PCIe* host computer configures the fabric with the Core RBF file.
Figure 27. Configuration over Protocol

The following steps are involved:

  1. Compile hardware project with Intel® Quartus® Prime to obtain the SOF file.
  2. Compile the HPS FSBL source code to obtain the HPS FSBL hex file, or use a precompiled file.
  3. Use Programming File Generator to create the following files:
    • Peripheral JIC File: contains the initial configuration bitstream (including peripheral configuration data and SDM firmware) and a small SDM helper firmware image used by the Intel® Quartus® Prime Programmer to write the bitstream to flash.
    • [Optional] Peripheral RPD File: contains the same initial configuration bitstream as the Peripheral JIC file, in simple binary format. Can be written to flash with a 3rd party programmer, such as U-Boot.
    • Core RBF File: contains the FPGA configuration data, to be used by PCIe host software later to configure the fabric. The HPS FSBL is included in the Core RBF file.
    • [Optional] Map File: describes the actual flash usage in human-readable text format.
  4. The FPGA device is configured from the initial peripheral bitstream from QSPI flash, which brings up the PCIe interface.
  5. The PCIe host later configures the core fabric over PCIe. This includes downloading and running HPS FSBL.
Note: When using CvP, only the FPGA configuration first mode is supported.

Did you find the information on this page useful?

Characters remaining:

Feedback Message